SUMMARY This manuscript proposes an FPGA by embedding a multidimensional switch topology onto a two-dimensional chip. We show, using Rent's Rule, that this procedure reduces the number of switches. Then we propose the actual procedure and demonstrate that this does not increase metal wire density critically.
Introduction
Two-dimensional field programmable gate arrays (2D-FPGAs) have been hindered by performance degradation caused by the increase in wire area due to high integration. Studies of the 3D-FPGA are in progress to solve this problem [1] - [3] . A 3D-FPGA allows remarkable reduction of routing areas because of the shorter distance between basic blocks to be connected.
It is noteworthy that performance degradation of an FPGA is attributable not to the metal wire but mainly to routing switches. The effect of three-dimensional implementation of an FPGA is presumed as follows: 3D-FPGAs have realized improvement in performance not with the 3D integration technology but with 3D-switch topology. This study proposes implementation of an FPGA by embedding a 3D-FPGA switch topology onto a two-dimensional chip.
Furthermore, we propose implementing an FPGA by embedding an FPGA switch topology of four or more dimensions onto a two-dimensional chip. Thereby, switch topology is considered to be effective. Section 2 describes the effectiveness of this multidimensional topology in terms of logic density. Section 3 explains the procedure to embed a multi-dimensional topology onto a two-dimensional chip and demonstrates that the metal wire density does not cause severe problems.
Multi-Dimensional Topology and Routing Channel
Width Figure 1 shows a two-dimensional Manhattan topology (hereinafter, 2D topology) observed in general symmetrical array-based FPGAs. Squares and grid lines in the figure represent basic blocks and routing channels that compose the FPGA, respectively. Although the routing channels are expressed as a single line in Fig. 1 , they are actually bundles of multiple routing tracks. It is assumed that the track numbers of the routing channels in x-and y-directions are the same. The track number is expressed as W. W should be greater for a more highly integrated FPGA. The required W is known to be O(N p−0.5 ) [5] , where N is the number of basic blocks, and p is Rent's exponent [4] . Moreover, each basic block has switches to program wire paths: their required number is also O(N p−0.5 ). The number of these switches is a dominant factor in lowering the degree of integration of an FPGA. For example, Betz et al. [6] estimated the silicon area per basic block as 300 µm × 300 µm with W = 62 using the 0.35 µm process technology * . Assigning a local wire inside a basic block to metal layers 1 and 2, and routing channels in x-and ydirections to 3 and 4, and assuming a wire pitch of 1.4 µm, the above study yields the required area of metal layers 3, 4 as 87 µm × 87 µm. Therefore, in comparison to the metal wire area, the silicon area is over ten times larger. In addition, routing switches occupy 80% or more of the area of this silicon area. For these reasons, it is inevitable that the switch number is greater and logic density * * is lower for an FPGA with a 2D topology with higher integration.
Rubin et al. [5] demonstrated that Mesh of Tree (MoT) topology can reduce the number of switches per block in the N-block configuration to the order of a constant under certain conditions. An FPGA with a 2D topology can achieve high transistor density by simply arranging the same basic block into a two-dimensional array. However, the MoT topology only allows relatively low transistor density because its hierarchical switch structure requires more switches in the central part of the array, thereby complicating the arrangement.
The 3D-FPGA has so far been studied to solve this problem [1] - [3] . Rahman et al. [1] simply extended an FPGA with a 2D topology to a 3D-FPGA with a 3D Manhattan topology (hereinafter, 3D topology), as shown in Fig. 2 . They claim that a 3D-FPGA has logic density in the 20 k gate scale improved by 20-40% in comparison with a 2D-FPGA. These previous studies on the 3D-FPGA assume that the 3D-FPGA is realized by 3D-integration technology. However, difficulty in manufacturing of a 3D integrated circuit has prevented its practical use.
The 3D integration technology shortens the physical distance between basic blocks, i.e., metal wire length. However, the improvement of logic density in an FPGA means that the number of switches per gate (LUT) is reduced, which is not the effect of the 3D-integration technology: in short, logic density improves because of 3D topology.
This observation suggests that embedding 3D topology onto a 2D chip should improve logic density as in a 3D-FPGA. Moreover, whereas a 3D-FPGA has difficulty in heat dissipation, application of topology introduces no such problems because it is implemented as a 2D chip. It is also possible to use a Manhattan topology with more than three dimensions (hereinafter, multi-dimensional topology).
Superiority of a 3D-FPGA over a 2D-FPGA is enhanced with the progress of logic integration [1] . This point suggests that the topology of higher order is advantageous in an FPGA of higher integration. Therefore, we propose to embed a multi-dimensional topology onto a 2D chip to realize an FPGA. This study then derives the minimum number of channel tracks W when an N-block FPGA is implemented using a d-dimensional topology like [5] , to discuss the reduction effect of the number of switches. Here is assumed a virtual FPGA composed by N 1 d blocks aligned in each axial direction. A circuit to be mapped consists of N blocks.
By dividing the circuit into two circuits of the same dimension, the total number of wires connecting the two circuits BW circuit can be expressed from Rent's Rule as:
where k is the terminal number of the minimum gate and p is the Rent's exponet. In the case of FPGA, k and N correspond to the input/output terminal number of LBs and the number of LBs, respectively, and p is usually between 0.5-0.8 in a general logic circuit. Next, when an FPGA is cut in a plane perpendicular to a certain axis at its center, then the total number of wires intersecting the cut plane BW FPGA is given as:
where the following inequality should hold for complete wiring,
Thereby, we obtain: 
Procedure to Embed Multi-Dimensional Topology
Among the various procedures to embed a multidimensional topology onto a two-dimensional chip, an orderly one is explained here. This procedure specifically addresses the symmetric property. Figure 3 is an example of embedding a 3D topology of 4 × 4 × 4 onto a two-dimensional chip. Surrounded by the dotted lines in this example are units of z-planes, wherein the blocks of the same x-y position are aligned as if the zaxis is folded, then the adjacent blocks are connected in the z-direction. These units are aligned as a two-dimensional array in which blocks with the same z position and adjacent in x-and y-directions are connected. The increased number of foldings of the z-axis allows a larger array in any case. Figure 4 is an example of embedding a 4D topology of 3 × 3 × 3 × 3 onto a two-dimensional chip. Surrounded by the dotted lines are units of x-y planes, wherein the blocks of the same u-v position are aligned as a two-dimensional array, then the adjacent blocks in x-and y-directions are connected. These units are aligned as a two-dimensional array, and blocks with the same x-y position and adjacent in u-and v-directions are connected.
Any d-dimensional topology can be embedded in a similar manner. Embedding a multi-dimensional topology onto a two-dimensional chip may increase metal wire density because routing channels in multiple directions overlap on a plane. Therefore, we next explain W embedded , the number of routing tracks per block in the horizontal direction that is necessary for embedding a d-dimensional topology onto a two-dimensional chip. Although W embedded decreases in blocks at the edge of each axis, this effect is negligible if N is large. W embedded is obtained by counting the wires in blocks near the center of each axis, as described below.
For an even d, routing channels overlap horizontally in for each axis. That is, the number of routing channels overlapping horizontally in one block N ch can be expressed as:
For an odd d, one axis is folded up like the z-axis in 
Eqs. (5) and (6) Thus W embedded , the number of horizontal routing tracks of a block, is given, with the number of tracks for each routing channel W, as:
Because W and
This relationship is valid also for routing in the vertical direction. Therefore, embedding of a multi-dimension topology is not critical for the order of wire density. Although the metal wire density is increased slightly by increasing the dimension, it is advantageous that the multilevel interconnection can be used effectively because the metal wire area of an FPGA offers some margin.
Conclusion
This study was intended to realize an FPGA by embedding a multidimensional switch topology onto a two-dimensional chip. Moreover, using Rent's Rule, we showed that this procedure reduced the number of switches to the order of a constant. Finally, we demonstrated that embedding a multidimensional topology onto a two-dimensional chip does not increase metal wire density markedly.
This manuscript concludes that application of a multidimensional topology implements a highly integrated FPGA because the number of switches can be reduced to the order of a constant if it is proportional to the number of routing channel tracks.
